



Combinational Logic Circuit

Binary Parallel Adder

Two binary numbers of n bits can be added by using binary parallel adder. A binary parallel adder is a digital function that produces the arithmetic sum of two binary numbers in parallel. It consists of full-adders connected in cascade, with the output carry from one full-adder connect to the input carry of the next full-adder.




Q Design a binary parallel adder to add two 4-bit binary numbers?




Ex Design a BCD to Excess 3 code converter?

Sol

Not Used



Ex Design Excess-3 to BCD code converter?



BCD adder

It is a combinational circuit that adds two BCD digits in parallel and produces a sum digit also in BCD. Consider the arithmetic addition of two decimal digits in BCD, together with a possible carry from previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than $9 + 9 + 1 = 19$, where the 1 in the sum being an input carry.

The BCD adder work as


- Suppose two BCD digits are applied to 4 – bit binary adder.
- The adder will form the sum in binary and produce a result in the range 0 to 19.
- The binary sum is listed in the first column in the table, where Z_1, Z_2, Z_4, Z_8 represent the weights 1 , 2 , 4, 8 and K is the carry.
- The output sum of two decimal digits must represent in BCD and listed in the second column in the table.
- In second column (BCD sum) , where the sum is equal to or less than 1001 , the BCD number is identical, and no conversion is needed.
- When the sum is greater than 1001. The BCD adder must include the correction logic in its internal construction. The addition of binary 6 (0110) to binary sum convert it to correct the BCD representation and also produces an output carry.

- From the first column (Binary Sum), the correction is needed when the binary sum has an output carry $K=1$, or when 1 in positions Z_8 and Z_4 , or when 1 in positions Z_8 and Z_2 .
- The equation is

$$C = K + Z_8 Z_4 + Z_8 Z_2$$

When the value of $C = 1$ the circuit will add binary 6 (0110) for correction.

Binary Sum					BCD Sum					Decimal
K	Z_8	Z_4	Z_2	Z_1	C	S_8	S_4	S_2	S_1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19



Block – diagram of a BCD adder

The Decoder


A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2^n output lines, each output representing one of the minterms of input variables.

Ex Design 3 to 8 decoder?

Sol

The truth table is

X	Y	Z	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



3 to 8 line decoder

Ex Design BCD to Decimal decoder?

Sol:

The size of the decoder is 4 x 16 and the truth table is

X	Y	Z	W	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1
1	0	1	1										
1	1	0	0	Don't Care									
1	1	0	1	Don't Care									
1	1	1	0	Don't Care									

- D₀ = X Y Z W
- D₁ = X Y Z W
- D₂ = Y Z W
- D₃ = Y Z W
- D₄ = Y Z W
- D₅ = Y Z W
- D₆ = Y Z W
- D₇ = X Z W
- D₈ = X W
- D₉ = Y Z W

	ZW			
	00	01	11	10
XY	D ₀	D ₁	D ₃	D ₂
00	D ₀	D ₁	D ₃	D ₂
01	D ₄	D ₅	D ₇	D ₆
11	X	X	X	X
10	D ₈	D ₉	X	X

Ex Implement the Full- Adder circuit with a Decoder and OR gates?


Sol

From the truth table of a Full-Adder the functions of this combinational circuit in Sum of Minterms

$$1 - S (X, Y ,Z) = \Sigma (1, 2, 4, 7)$$

$$2 - C (X, Y, Z) = \Sigma (3, 5, 6, 7)$$

Therefore the number of the inputs in the decoder is 3 (X, Y, Z) and the output is 8, so the size of the decoder (3 x 8)




The Encoder

An encoder is a digital function produces a reverse operation from that of a decoder. An encoder has 2^n inputs lines and n output lines generate the binary code for the 2^n input variables.

Ex Design the Octal to Binary Encoder

Sol The truth table is

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1




Octal to Binary Encoder


Multiplexer

Multiplexer means transmission a large number of information units over a small number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information one of many inputs lines, there are 2^n inputs lines and n selection lines.

Ex 4 x 1 multiplexer , the input lines is 4 (2^n) and the output is one line and the selection lines is 2.



Block Diagram



4 x 1 multiplexer logic circuit

Boolean Function Implementation

Boolean function can implemented with a multiplexer by following these steps:

- 1- the variables in the function applied as n+1
- 2- n is the number of selection lines.
- 3- The reminder variables taken as input variable
- 4- The minterms is applied in a table
- 5- The inputs applied as 0 and 1 as primed and not primed

Ex Implement the following function with a multiplexer.


$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

Sol

- 1- The variables in the function are 3 so $n+1 = 3$
- 2 - The selection lines are $n = 2$ (B,C)
- 3- The tired variable A is applied as input to the multiplexer.

	I ₀	I ₁	I ₂	I ₃
A	0	①	2	③
A	4	⑤	⑥	7

4 - The minterms is applied on the table and the block diagram of the multiplexer is drown



Ex Implement the functions using ROM

$$F1 (A1 , A0) = \Sigma (1, 2, 3)$$

$$F2 (A1 , A0) = \Sigma (0, 2)$$

Ex Design a combinational circuit using ROM. The circuit accepts a 3-bit number and generates an output binary number equal to the square of the input numbers.

Sol

The truth table is

Input			Output					
A2	A1	A0	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1

In the output D_0 is equal to A_0 and D_1 is equal zero therefore the truth table can derived as follow

Input			Output			
A2	A1	A0	D5	D4	D3	D2
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

And the block diagram of this ROM

